~ruther/verilog-riscv-semestral-project

ref: 34b74f067674498d19ea3797dfaa3330ce1514f0 verilog-riscv-semestral-project/src d---------
feat: add control_unit wrapper over instruction_decoder
chore: add cpu types for various sources

Better orientation by name instead of
number
feat: add program counter
feat: add program memory
fix: alu arithmetical shift

Has to have signed as arguments
feat(decoder): implement memory mask, conditional jumps
refactor: parametrize register file
chore: move default case
fix: make rd1, rd2 in register_file regs
feat: add instruction decoder
chore: formatting
feat: add basic ram, alu, and register file
Do not follow this link