~ruther/verilog-riscv-semestral-project

chore: formatting
feat: add basic ram, alu, and register file
chore: add gitignore
chore: add flake environment
Do not follow this link