~ruther/verilog-riscv-semestral-project

chore: move default case
fix: make rd1, rd2 in register_file regs
feat: add instruction decoder
chore: formatting
feat: add basic ram, alu, and register file
chore: add gitignore
chore: add flake environment
Do not follow this link