~ruther/verilog-riscv-semestral-project

ref: feat/pipeline verilog-riscv-semestral-project/src/stages d--------- 
docs: better document the stage code, organize it better

chore: import cpu types in stages

feat: add forwarding signal for better debugging

feat: implement pipeline