~ruther/verilog-riscv-semestral-project

ref: 6da6eb9e4ee2ac5f96d5bed40c4c46d57a64c79f verilog-riscv-semestral-project/programs d---------
fix: linker file issues, naming of linked file
tests: add more custom tests
chore: load gcd parameters from memory
chore: move inital sp to 1020
feat: store c results in memory addr 0
feat: make RAM word aligned, add byte_enable

Support sb, sh, lb, lh using byte enable
instead of non-word aligned reads and writes.
feat: add gcd program for testing
feat: add branches.c test
chore: remove gcc generated file
feat: add basic testing programs
Do not follow this link