~ruther/verilog-riscv-semestral-project

ref: 489df84930a405a04e27485ed89e224ec6fab8b1 verilog-riscv-semestral-project/src/stages d--------- 
chore: import cpu types in stages

feat: add forwarding signal for better debugging

feat: implement pipeline