~ruther/verilog-riscv-semestral-project (489df84930a405a04e27485ed89e224ec6fab8b1): / - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

489df849 — Rutherther chore: import cpu types in stages 1 year, 5 months ago

-rwxr-xr-x

.envrc

10 bytes

-rwxr-xr-x

.gitignore

110 bytes

-rwxr-xr-x

.gitmodules

137 bytes

-rwxr-xr-x

Makefile

2.6 KiB

-rwxr-xr-x

README.md

2.8 KiB

-rwxr-xr-x

flake.lock

1.5 KiB

-rwxr-xr-x

flake.nix

1.1 KiB

d---------

programs/

d---------

src/

d---------

testbench/

d---------

tests/

Do not follow this link