~ruther/verilog-riscv-semestral-project

ref: 32ebeea65b555fea871d5d5f91c13b27efcc6e57 verilog-riscv-semestral-project/src d--------- 
feat(decoder): implement memory mask, conditional jumps

refactor: parametrize register file

chore: move default case

fix: make rd1, rd2 in register_file regs

feat: add instruction decoder

chore: formatting

feat: add basic ram, alu, and register file
Do not follow this link