~ruther/verilog-riscv-semestral-project (bc02aba5f50d84e93657a0601f713d990ecb8f11): / - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

bc02aba5 — Rutherther fix: make sure alu is zeroed on memory load, write, jump 1 year, 5 months ago

-rwxr-xr-x

.envrc

10 bytes

-rwxr-xr-x

.gitignore

52 bytes

-rwxr-xr-x

flake.lock

1.5 KiB

-rwxr-xr-x

flake.nix

1.1 KiB

d---------

src/

d---------

testbench/

Do not follow this link