~ruther/verilog-riscv-semestral-project

ref: bc02aba5f50d84e93657a0601f713d990ecb8f11 verilog-riscv-semestral-project/src d---------
bc02aba5 — Rutherther fix: make sure alu is zeroed on memory load, write, jump 1 year, 7 months ago
..
-rwxr-xr-x
alu.sv
1.0 KiB
-rwxr-xr-x
control_unit.sv
3.1 KiB
-rwxr-xr-x
cpu.sv
3.0 KiB
-rwxr-xr-x
cpu_types.sv
291 bytes
-rwxr-xr-x
file_program_memory.sv
328 bytes
-rwxr-xr-x
instruction_decoder.sv
6.8 KiB
-rwxr-xr-x
program_counter.sv
383 bytes
-rwxr-xr-x
ram.sv
221 bytes
-rwxr-xr-x
register_file.sv
824 bytes
Do not follow this link