ditigal.xyz
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
bc02aba5f50d84e93657a0601f713d990ecb8f11
verilog-riscv-semestral-project
/.envrc
-rwxr-xr-x
10 bytes
View
Log
View raw
Permalink
bc02aba5
— Rutherther fix: make sure alu is zeroed on memory load, write, jump
2 years ago
1
use flake