~ruther/verilog-riscv-semestral-project

ref: 489df84930a405a04e27485ed89e224ec6fab8b1 verilog-riscv-semestral-project/tests d---------
489df849 — Rutherther chore: import cpu types in stages 1 year, 10 months ago
..
-rw-r--r--
README.md
4.6 KiB
-rwxr-xr-x
comp_list.lst
345 bytes
d---------
custom/
d---------
official/
-rwxr-xr-x
run.py
6.5 KiB
-rwxr-xr-x
test_types.py
928 bytes