~ruther/verilog-riscv-semestral-project

ref: 489df84930a405a04e27485ed89e224ec6fab8b1 verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
489df849 — Rutherther chore: import cpu types in stages 1 year, 5 months ago 
                                                                                
1

use flake
Do not follow this link