~ruther/verilog-riscv-semestral-project

ref: 38e84297e0e6abf0ec14d91878d5210792b801bd verilog-riscv-semestral-project/tests/official d---------
38e84297 — Rutherther fix: shift left only by 5 bits 1 year, 5 months ago
..
-rwxr-xr-x
Makefile
618 bytes
d---------
env/
-rwxr-xr-x
official_tests.py
1.3 KiB
m---------
riscv-tests @ bd0a19c136927eaa3b7296a591a896c141affb6b
Do not follow this link