~ruther/verilog-riscv-semestral-project

ref: 38e84297e0e6abf0ec14d91878d5210792b801bd verilog-riscv-semestral-project/tests d---------
38e84297 — Rutherther fix: shift left only by 5 bits 1 year, 6 months ago
..
-rwxr-xr-x
comp_list.lst
197 bytes
d---------
custom/
d---------
official/
-rwxr-xr-x
run.py
5.0 KiB
-rwxr-xr-x
test_types.py
889 bytes
Do not follow this link