~ruther/verilog-riscv-semestral-project (30a7f9492e5e15f2d64dded11bc5080af6b54ec5): programs/ - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

30a7f949 — Rutherther feat: add basic testing programs 2 years ago

..

-rwxr-xr-x

add.c

116 bytes

-rwxr-xr-x

add.s

677 bytes

-rwxr-xr-x

link.ld

291 bytes

-rwxr-xr-x

start.S

84 bytes

-rwxr-xr-x

tests.c

132 bytes