~ruther/verilog-riscv-semestral-project

ref: fb02ebb264bda787ca3441964dfa1fe6e69ca6ef verilog-riscv-semestral-project/src/stages/decode.sv -rw-r--r-- 2.9 KiB 
feat: move jumping to execute stage

Merge pull request #1 from Rutherther/feat/pipeline

Implement pipeline
docs: better document the stage code, organize it better

feat: add forwarding signal for better debugging

feat: implement pipeline
Do not follow this link