~ruther/verilog-riscv-semestral-project

ref: e7b5d989532b0690f2b0ef3a1b7a0072903c0d51 verilog-riscv-semestral-project/Makefile -rwxr-xr-x 1.4 KiB 
fix(Makefile): make objdump and all testbenches work

chore: add makefile for both verilog and c
Do not follow this link