~ruther/verilog-riscv-semestral-project

ref: a6f4c7fc1c66f05cd78d52e8e3b9229ae58ef2f7 verilog-riscv-semestral-project/src/file_program_memory.sv -rwxr-xr-x 319 bytes
tests: add register dump, printing
feat: add support for official tests
feat: pass program to execute by parameter
refactor: change program mem to file prog mem
feat: add program memory
Do not follow this link