ditigal.xyz
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
a6f4c7fc1c66f05cd78d52e8e3b9229ae58ef2f7
/
d---------
Tree
Log
Permalink
a6f4c7fc
— Rutherther chore: add new files to compilation list
1 year, 5 months ago
-rwxr-xr-x
.envrc
10 bytes
-rwxr-xr-x
.gitignore
110 bytes
-rwxr-xr-x
.gitmodules
137 bytes
-rwxr-xr-x
Makefile
2.6 KiB
-rwxr-xr-x
README.md
2.8 KiB
-rwxr-xr-x
flake.lock
1.5 KiB
-rwxr-xr-x
flake.nix
1.1 KiB
d---------
programs/
d---------
src/
d---------
testbench/
d---------
tests/
Do not follow this link