ditigal.xyz
git
Log in
—
Register
~ruther
/
vhdl-spi-2
summary
tree
log
refs
ref:
98fdc2a71b1659c3d65e838503aa607502a8bb09
vhdl-spi-2
/hdl_spi
d---------
Tree
Log
Permalink
98fdc2a7
— Rutherther tests: add proper checks for clock polarity before and after csn
3 months ago
..
-rw-r--r--
.envrc
9 bytes
-rw-r--r--
.gitignore
94 bytes
-rw-r--r--
.project
0 bytes
-rw-r--r--
manifest.scm
2.0 KiB
d---------
models/
d---------
src/
d---------
tests/
-rw-r--r--
vhdl_ls.toml
149 bytes
Do not follow this link