ditigal.xyz
git
Log in
—
Register
~ruther
/
vhdl-spi-2
summary
tree
log
refs
ref:
98fdc2a71b1659c3d65e838503aa607502a8bb09
vhdl-spi-2
/
hdl_spi
/models
d---------
Tree
Log
Permalink
98fdc2a7
— Rutherther tests: add proper checks for clock polarity before and after csn
3 months ago
..
-rw-r--r--
__init__.py
0 bytes
-rw-r--r--
spi_models.py
7.9 KiB
Do not follow this link