ditigal.xyz
git
Log in
—
Register
~ruther
/
vhdl-spi-2
summary
tree
log
refs
ref:
98fdc2a71b1659c3d65e838503aa607502a8bb09
vhdl-spi-2
/
hdl_spi
/tests
d---------
Tree
Log
Permalink
98fdc2a7
— Rutherther tests: add proper checks for clock polarity before and after csn
3 months ago
..
-rw-r--r--
Makefile
749 bytes
-rw-r--r--
test_spi_masterslave.py
18.3 KiB
-rw-r--r--
test_spi_peripheral.py
12.4 KiB
Do not follow this link