~ruther/verilog-riscv-semestral-project (cc87c7b82949ca7374bdb56b33b7bdbdfb9e8d5c): / - ditigal.xyz git

~ruther/verilog-riscv-semestral-project

cc87c7b8 — Rutherther fix(Makefile): make objdump and all testbenches work 1 year, 7 months ago

-rwxr-xr-x

.envrc

10 bytes

-rwxr-xr-x

.gitignore

52 bytes

-rwxr-xr-x

Makefile

1.4 KiB

-rwxr-xr-x

flake.lock

1.5 KiB

-rwxr-xr-x

flake.nix

1.3 KiB

d---------

programs/

d---------

src/

d---------

testbench/

Do not follow this link