~ruther/verilog-riscv-semestral-project

ref: cc87c7b82949ca7374bdb56b33b7bdbdfb9e8d5c verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
cc87c7b8 — Rutherther fix(Makefile): make objdump and all testbenches work 1 year, 7 months ago 
                                                                                
1

use flake
Do not follow this link