ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
a6f4c7fc1c66f05cd78d52e8e3b9229ae58ef2f7
verilog-riscv-semestral-project
/
tests
/
official
/
env
/
p
/link.ld
-rwxr-xr-x
33 bytes
View
Log
View raw
Permalink
a6f4c7fc
— Rutherther chore: add new files to compilation list
1 year, 4 months ago
1
2
3
4
SECTIONS { .text.init = 0x0; }
Do not follow this link