ditigal.xyz
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
740085c87e5cdab5e4d96e696df87f4a30e6f09f
verilog-riscv-semestral-project
/
tests
/
official
/
env
/
p
/link.ld
-rwxr-xr-x
33 bytes
View
Log
View raw
Permalink
740085c8
— Rutherther fix: lui, force rs1 zero, always add
1 year, 6 months ago
1
2
3
4
SECTIONS { .text.init = 0x0; }
Do not follow this link