~ruther/verilog-riscv-semestral-project (66fd5da9a15539865c07f3516a5e396674a2bf16): src/cpu_types.sv

~ruther/verilog-riscv-semestral-project

ref: 66fd5da9a15539865c07f3516a5e396674a2bf16 verilog-riscv-semestral-project/src/cpu_types.sv -rwxr-xr-x 291 bytes

66fd5da9 — Rutherther fix: shift by 5 bits in alu 1 year, 7 months ago

package cpu_types;
  typedef enum bit[0:0] { PC_PLUS, PC_ALU } pc_source_t;
  typedef enum bit[0:0] { REG_FILE_RS1, PC } alu_1_source_t;
  typedef enum bit[0:0] { REG_FILE_RS2, IMMEDIATE } alu_2_source_t;
  typedef enum bit[1:0] { RD_ALU, RD_PC_PLUS, RD_MEMORY } reg_rd_source_t;
endpackage

Do not follow this link