~ruther/verilog-riscv-semestral-project

ref: 18eeb2c56b849ad7bffa04c2e212619237449216 verilog-riscv-semestral-project/tests d---------
18eeb2c5 — Rutherther tests: compile only once, copy proram, memory files to correct locations 1 year, 5 months ago
..
-rwxr-xr-x
comp_list.lst
197 bytes
d---------
custom/
d---------
official/
-rwxr-xr-x
run.py
5.0 KiB
-rwxr-xr-x
test_types.py
889 bytes
Do not follow this link