~ruther/verilog-riscv-semestral-project

ref: 18eeb2c56b849ad7bffa04c2e212619237449216 verilog-riscv-semestral-project/tests/official d---------
18eeb2c5 — Rutherther tests: compile only once, copy proram, memory files to correct locations 1 year, 11 months ago
..
-rwxr-xr-x
Makefile
618 bytes
d---------
env/
-rwxr-xr-x
official_tests.py
1.3 KiB
m---------
riscv-tests @ bd0a19c136927eaa3b7296a591a896c141affb6b