ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
18eeb2c56b849ad7bffa04c2e212619237449216
/
d---------
Tree
Log
Permalink
18eeb2c5
— Rutherther tests: compile only once, copy proram, memory files to correct locations
1 year, 5 months ago
-rwxr-xr-x
.envrc
10 bytes
-rwxr-xr-x
.gitignore
110 bytes
-rwxr-xr-x
.gitmodules
137 bytes
-rwxr-xr-x
Makefile
2.2 KiB
-rwxr-xr-x
flake.lock
1.5 KiB
-rwxr-xr-x
flake.nix
1.1 KiB
d---------
programs/
d---------
src/
d---------
testbench/
d---------
tests/
Do not follow this link