~ruther/verilog-riscv-semestral-project

ref: feat/pipeline verilog-riscv-semestral-project/src d--------- 
feat: add instruction decoder

chore: formatting

feat: add basic ram, alu, and register file