~ruther/verilog-riscv-semestral-project

ref: f8e4e3ed2dc54033786b23aa41cd88ba92eb83e2 verilog-riscv-semestral-project/programs/start.S -rwxr-xr-x 381 bytes
fix: linker file issues, naming of linked file
chore: move inital sp to 1020
feat: make RAM word aligned, add byte_enable

Support sb, sh, lb, lh using byte enable
instead of non-word aligned reads and writes.
feat: add basic testing programs
Do not follow this link