~ruther/verilog-riscv-semestral-project

ref: cc87c7b82949ca7374bdb56b33b7bdbdfb9e8d5c verilog-riscv-semestral-project/testbench d---------
chore: add makefile for both verilog and c
feat: implement sb, sh, lb, lh support via masking
test: add simple cpu test
test: add basic testbenches
Do not follow this link