~ruther/verilog-riscv-semestral-project

ref: 707b5bfcbb7652d77af7da28688aceff0a98892b verilog-riscv-semestral-project/testbench d---------
chore: add makefile for both verilog and c
feat: implement sb, sh, lb, lh support via masking
test: add simple cpu test
test: add basic testbenches
Do not follow this link