~ruther/verilog-riscv-semestral-project

ref: bde9255cf35820314e882969060f77f5cbd6c460 verilog-riscv-semestral-project/src/file_program_memory.sv -rwxr-xr-x 319 bytes
feat: pass program to execute by parameter
refactor: change program mem to file prog mem
feat: add program memory
Do not follow this link