~ruther/verilog-riscv-semestral-project

ref: aeab403896e168bc0c44a65883d46bb96689b7fb verilog-riscv-semestral-project/src/stages d--------- 
feat: add forwarding signal for better debugging

feat: implement pipeline
Do not follow this link