~ruther/verilog-riscv-semestral-project

ref: 69ced879bbbaf6d106ac95a8ee8e6a6872177c83 verilog-riscv-semestral-project/src d---------
69ced879 — Rutherther 2 years ago 
fix: make rd1, rd2 in register_file regs
e3c95ad3 — Rutherther 2 years ago 
feat: add instruction decoder
51a684d9 — Rutherther 2 years ago 
chore: formatting
8adc02d7 — Rutherther 2 years ago 
feat: add basic ram, alu, and register file