~ruther/verilog-riscv-semestral-project

ref: 30a7f9492e5e15f2d64dded11bc5080af6b54ec5 verilog-riscv-semestral-project/Makefile -rwxr-xr-x 1.4 KiB 
chore: add makefile for both verilog and c
Do not follow this link