~ruther/verilog-riscv-semestral-project

ref: 1d7c9233527974f1bfd8db7e0027d5871911b997 verilog-riscv-semestral-project/src/file_program_memory.sv -rwxr-xr-x 319 bytes
feat: add support for official tests
feat: pass program to execute by parameter
refactor: change program mem to file prog mem
feat: add program memory
Do not follow this link