ditigal.xyz
git
Log in
—
Register
~ruther
/
vhdl-spi-2
summary
tree
log
refs
ref:
abfea28a8a2555ec22557089a359b3f2b6fd5f23
vhdl-spi-2
/
hdl_spi
/.project
-rw-r--r--
0 bytes
View
Log
View raw
Permalink
abfea28a
— Rutherther fix: clock polarity on csn falling and rising. Proper wait after csn falling and before csn rising
3 months ago
Do not follow this link