ditigal.xyz
git
Log in
—
Register
~ruther
/
vhdl-spi-2
summary
tree
log
refs
ref:
abfea28a8a2555ec22557089a359b3f2b6fd5f23
/
d---------
Tree
Log
Permalink
abfea28a
— Rutherther fix: clock polarity on csn falling and rising. Proper wait after csn falling and before csn rising
3 months ago
d---------
hdl_spi/
d---------
stm_spi_funduino/
Do not follow this link