fix: set initial gen clk in clock divider This is just for simulation. On FPGA, there always has to be either one or zero...
fix: make sure clock divider has 50 % duty cycle
fix: many changes