~ruther/verilog-riscv-semestral-project

ref: f73ce77d4cbe9181f58b2e1c68b6525b9b67dd68 verilog-riscv-semestral-project/.gitignore -rwxr-xr-x 37 bytes
f73ce77d — Rutherther fix: alu arithmetical shift 2 years ago 
                                                                                
1
2
3
4
5
6

.DS_Store
.idea
*.log
tmp/

.direnv/