~ruther/verilog-riscv-semestral-project (e44bfc9ea42a45f5776158e8e51c025f185b4f56): src/cpu_types.sv

~ruther/verilog-riscv-semestral-project

ref: e44bfc9ea42a45f5776158e8e51c025f185b4f56 verilog-riscv-semestral-project/src/cpu_types.sv -rwxr-xr-x 291 bytes

e44bfc9e — Rutherther fix: propagate conditional jump from control_unit 1 year, 7 months ago

package cpu_types;
  typedef enum bit[0:0] { PC_PLUS, PC_ALU } pc_source_t;
  typedef enum bit[0:0] { REG_FILE_RS1, PC } alu_1_source_t;
  typedef enum bit[0:0] { REG_FILE_RS2, IMMEDIATE } alu_2_source_t;
  typedef enum bit[1:0] { RD_ALU, RD_PC_PLUS, RD_MEMORY } reg_rd_source_t;
endpackage

Do not follow this link