~ruther/verilog-riscv-semestral-project

ref: cc87c7b82949ca7374bdb56b33b7bdbdfb9e8d5c verilog-riscv-semestral-project/programs/start.S -rwxr-xr-x 84 bytes
cc87c7b8 — Rutherther fix(Makefile): make objdump and all testbenches work 1 year, 7 months ago
                                                                                
1
2
3
4
5
6
7
8
.global _start

.text
_start:
    addi sp, x0, 127
    call main
_loop:
    j _loop
Do not follow this link