~ruther/verilog-riscv-semestral-project

ref: c5e322db080e580a25dafe64d29405db34adec57 verilog-riscv-semestral-project/tests/official/env d---------
c5e322db — Rutherther fix: use reg for procedural assignments 2 years ago
..
d---------
p/