~ruther/verilog-riscv-semestral-project

ref: 9f4ac4dc09c9ccb93c6b1d9726bc7543ff09de00 verilog-riscv-semestral-project/programs/start.S -rwxr-xr-x 84 bytes
9f4ac4dc — Rutherther fix: jump according to zero flag, not LSB zero!! 1 year, 7 months ago 
                                                                                
1
2
3
4
5
6
7
8

.global _start

.text
_start:
    addi sp, x0, 127
    call main
_loop:
    j _loop
Do not follow this link