ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
938d89a274f0e1a4c50cc75857cffaa30e2d6f68
/
d---------
Tree
Log
Permalink
938d89a2
— Rutherther refactor: change program mem to file prog mem
1 year, 5 months ago
-rwxr-xr-x
.envrc
10 bytes
-rwxr-xr-x
.gitignore
52 bytes
-rwxr-xr-x
flake.lock
1.5 KiB
-rwxr-xr-x
flake.nix
1.1 KiB
d---------
src/
Do not follow this link