~ruther/verilog-riscv-semestral-project

ref: 914e69e6c0df1f4e3f33718891c838e42fe535b1 verilog-riscv-semestral-project/programs/add.c -rwxr-xr-x 171 bytes
914e69e6 — Rutherther refactor: save pc + 4 in stages 1 year, 3 months ago 
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14

int add(int a, int b)
{
    return a + b;
}

void main()
{
    int a = 20;
    int b = 30;
    int c = add(a, b);

    int* result_address = 0;
    *result_address = c;
}
Do not follow this link